SCALE 23x Recap: Solving Pre-silicon Kernel Upstream for RISC-V

March 10, 2026

At SCALE 23x, Yuning Liang presented an important step forward for the RISC-V ecosystem: enabling Linux kernel support before silicon is available.

Traditionally, upstream support for the Linux kernel begins only after hardware becomes available. While this approach has long been standard in the industry, it often delays software readiness and slows ecosystem development. Kernel bring-up, debugging, and upstream contributions typically occur late in the hardware cycle, leaving developers racing to stabilize the software stack once silicon arrives.

Rethinking the Development Model

The session introduced the concept of pre-silicon kernel upstreaming, a workflow that allows developers to begin upstreaming kernel features before the physical chip exists.

By using simulation platforms and pre-silicon verification environments, kernel developers can run and test Linux against virtual hardware models. This makes it possible to validate functionality and submit upstream patches much earlier in the development process.

Continuous integration and automated testing also play an important role. CI/CD pipelines allow kernel patches to be tested regularly against simulated platforms, helping identify issues early and keeping development aligned with upstream kernel changes.

Accelerating Hardware and Software Co-Design

Pre-silicon upstreaming enables closer collaboration between hardware designers and software developers. By working together earlier in the development cycle, teams can identify potential issues sooner and improve hardware interfaces for better software compatibility.

The result is a much shorter bring-up cycle. When silicon finally becomes available, the kernel support is already well tested and close to upstream readiness.

Watch the Session

Join the Next Wave: Early Access to DC-ROMA Mainboard III

The momentum behind RISC-V laptops continues to build — and now you can secure your place in the next chapter.

DeepComputing has officially opened first-batch reservations for the DC-ROMA RISC-V Mainboard III, our next-generation RISC-V platform with RVA23 support, designed for developers, early adopters, and ecosystem contributors.

This reservation gives you priority access to the initial production batch before broader availability.

If you’re ready to:

  • Build and optimize software on advanced RISC-V hardware
  • Explore AI and performance workloads on an open platform
  • Be among the first to deploy Mainboard III in real-world projects

Reserve your unit now and secure your place in the first release.

RECENT BLOG

RISC-V Ottawa 2026: RISC-V and the Future of AI
October 10, 2026
DeepComputing at Linux Plumbers Conference 2026: Exploring Heterogeneous RISC-V and Open Computing
October 9, 2026
DeepComputing at NixCon 2026: Exploring RISC-V and the Future of Open Computing